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ABSTRACT
.3 entire complement of standard cells and oomponents, except for the Set-Reset
Flip-Flop, have been completed. Two levels of checking were performed cn each
device. A description of each logic cell and a detailed topological layout are included.
All the related computer programs have been coded and one level of debugging has
been completed.
The logic for the test chip was modified and updated. This test chip served as the
first test vehicle to exercise the standard cell complementary MOS(C-MOS) automatic
artwork generation capability.
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PREFACE
Program Objectives
The objectives of this program are to develop and demonstrate the capability of
automatically generating precision artwork for complementary MOS (C-MOS) integrated
circuit arrays. The program encompasses the following design objectives:
1. Standard cell family - a basic family of standard circuit yells will be de-
signed. Family members include:
a. Inverter.
b. Two-, three- and four-input NOR's.
c. D-type and set-reset flip-flops.
d. Two-, three- and four-input NAND's.
e. Transmission and protective devices.
f. Special process and mask components.
2. Circuit description:
a. Static logic.
b. Single supply.
c. Logic swing - approximately equal to supply.
d. Speed - a function of the process and the supply voltages. A realistic
objective of nominal stage delays of 13 to 16ns with fan-outs of 2.5 loads
appears to be obtainable with factory processes expected to be opera-
tional at the time chip fabrication is scheduled. This assumes a supply
voltage of 10 volts.
3. Computer programs - Four major computer programs will be implemented
for the C-MOS technology:
a. Placement, routing and folding program - This program will provide
for the automatic orientation or cell placement, tho cell interconnections,
and an acceptable form factor.
b. Artwork program - This program will generate the instruction for an
automatic artwork generator to plot the final mask artwork at some ac-
ceptable scale.
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c. CalComp check plot - This program permits a composite check plot to
be generated on a low-cost plotter for checking and optimization reasons.
d. Manual modification program - This program aids in implementing
manual modifications when desired.
4. C -MOS standard cell basic system design including:
a. Cell orientation.
b. Power distribution.
c. Low-leakage isolation.
d. Variable standard cell heights.
e. Production design rules.
f. P-type tunnel.
g. Standard guard band interface height.
h. Maximum utilization of P-MOB programs.
5. Design of tests and generation of artwork for test chip encompassing:
a. Static and dynamic evaluation of representative cells.
b. Test of C -MOB system.
c. Evaluation of programs.
d. Determination of process and device parameters.
c. Correlation.
6. Design criteria - The selection of the device geometries and therefore the
standard cell height will reflect tradeoffs which consider the following:
a. Design rules that are compatible with factory and production standards.
This decision is based on insuring as reliable a device as possible
since production standards are based on exhaustive preproduction eval-
uation and conservative quality control.
b. Process parameters and characteristics either now in production or soon
to be. Introduction of processes having significantly reduced threshold
voltages and lower doping levels promise to deliver significant improve-
ments in performance.
c. Increased gate density.
d. C:,ip dimension compatible with good yield.
e. Compatibflity with computer programs.
f. Low power.
g. Competitive speeds.
vi
Scope of Work
The scope of this program encompasses the various phases of technology and
families of computer programs required to automatically produce artwork for com-
plex functional C-MOS integrated circuits arrays starting with the partitioned logic.
Included in the program scope are the basis circuit designs and layouts for a defined
standard cell family. Also included is the conceptual design and implementation of the
C-MOS array or chip layout that considers systems, logic, and partition requirements,
electrical and packaging considerations, mask generation and processing and fabrica-
tion constraints.
The required computer programs represent a family of programs. These pro-
grams are written in an atmosphere of close contact and continuing communication
with circuit and device technologists forming part of the group responsible for this
program.
Conclusions
Generation of the seven levels of 	 artwo	 the first logic design using this
new technology has been accomplished with no fundamental problems experienced when
combining the basic chip design concepts, the cell design and layouts, and the computer
programming techniques.
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Summary of Recommendations
It is recommended that the program ooddnue since all objectives appear achievable
within the program schedule and costs.
it is recommended that the fabrication of tha test chip proceed without delay so
that the program can be completed on schedule. With fabrication of the test chip,
which NASA had stipulated it would arrange for, the successful implementation of the
program will be easier to evaluate.
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INTRODUCTION
Quarterly Report No. Z oo mrs the period from March 15, 1970 to June 1E, 1970.
The information presented in this report imludes:
(1) Status of the computer programs for the automatic generation of the mask
artwork for the complementary MOB (C-MOP) integrated circuit arrays.
(Z) Descriptions of the logic function, circuit configuration, and other engineering
data for the C-MCS Standard Cell family.
(3) The seven-level topological composite drawing for each logic cell.
(4) Status of the Standard Cell family
(5) Characterization of each Standard Cell
(6) Description of C-MOB Standard Cell Array No. 1 - Test Chip.
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Section 2
COMPUTER PROGRAM FOR C-MOS DESIGN AUTOMATION
A. C-MOS PLACEMENT ROUTING AND FOLDING (PRF) PROGRAMS.
Coding of the modifications for the Placement, Routing and Folding programs
waH completed. A CALCOMP plot of the first standard cell array, the test chip, was
used to exerci p . and test the programs. This debugging process was used to check
the Placement, twuting, and Folding Programs and the artwork generation, CALCOMP,
Manual Modification, and other subroutines.
The debugging process also checked in various degrees all of the improvemen'. i
in the Placement. Routing and Folding Programs that were coded during this reporting
quarter. These improvements* include the following:
(1) Restart Capability
(2) Input Modifica"on 1
(3) Input Modification 2
(4) Fixed Location Component
(5) Special Border Modification
((;) Chip Description Data
(7) Pad Relocation Capability.
The changes and modifications that arose out of the PRF program debugging
phases ware incorporated into the programs. The programs were then subjected to
essentially their final test, the generation of the seven-level final mask artwork for
the test chip. No errors were detected in the several program routines during the
generation of this final mask artwork.
*Descriptions of each of these capabilities can be found in Quarterly Report No. 1.
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Section 3
STATUS OF THE DESIGN OF STANDARD CE LIB
As indicated bythe bar graph in Figure 1, all special-purpose and mask components
have been configured, laid out, digitized, checked, and finalized. Electrical cell char-
acterization dojs not apply to these cells. The functional logic cells (inverter, Buffer-
Inverter, Two- Three- and Four-Input NOR, Two-, Three- and Four-Input NAND, and
the Begin, Middle, End, and Free Shift) have bead configured, laid out, digitized,
checked, and finalized. Electrical characterization of these cells has begun as
Indicated in the bar graph. Errors were uncovered and corrected in several cells.
The emphasis in this reporting period has been to resure that all cells associated with
the test chip are oorreot and Hilly characterized before the test chip is fabricated.
Several layout arrangements for the Set-Reset Flip-Flop (Cell No. 1420) have
been considered.
3
Coll No. I	 Cell Name
9010
9020
9100
9110
9210
9220
9230
9240
9250
9400
9410
9500
%00
9300
1110
1120
11.10
1140
1210
1220
1230
1240
1250
1260
1270
1280
1290
1310
1410
1420
Input Pad
Output Pad
Ground Pad
VD Pod
Chip Alignment Key
Chip Alignment Key
Chip Alignment Key
Chip Alignment Key
Photo Alignment Key
RCA Symbol
NASA Symbol
Tunnel End
End Cop
Test Transistor
Inverter
Two-Input NOR
Three-Input NOR
Four-Input NOR
N & P Transistors
Two-input NAND
Three-taput NAND
Four-Input NAND
Test Resistors
Begin Shift
Middle Shift
End Shift
Free Shift
Buffer Inverter
Miller Test
Set-Reset Flip-Flop
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
ompoomwmm
Man
N/A
N/A
7t
*N/A is not applicable
Figure 1. C-MOS Standard Cell Design Statue	 unvo mood .40
11 30Na PIVNIDx'do
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Section 4
C-MOS STANDARD CELL ENGINEERING LIBRARY
The present family of C-MOS Standard Cell logical building blocks are described
in Figures 2 through 1S.
The library will provide the engineer with complete electrical, logical, and topolo-
gical specifications for the family of cells. This data is presented in this section and
is another independent section. The information in this section is in a form useful for
systems design, logic Jesign, and the preparation of inputs to the Standard Cell Design
Automaton (DA) system for array design and analysis. The 7-level topological composites
for each standard cell are presented in Section 5. Section 5 will be of particular impor-
tance when new cells are to be added.
Each cell is listed by type and library number. To aid the logic designer, the
logic symbol, Boolean expression, and truth table are given for each cell. The logic
symbol and the truth table provide all necessary data to partition and generate the con-
nection lists for any proposed logic system. More detailed cell information may be
obtained by examining the circuit schematics or the composite topological layouts which
are included in Section 5. The circuit designer will find the latter an invaluable aid in
the analysis of interface problems between existing cells and proposed new cells.
When cell characterization is completed, input and output pin capacitance values and
standard cell rise times, fall times, and propagation delays (as a function of output
pin loading) will be included.
5
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C-MOS STANDARD CELL
INVERTER
	
CELL NO. 1110
SCHEMATIC	 LOGIC SYMBOL
+V
1
	 A, 3
	
X, 2
P
	
I
A, 3
	
X, 2	
LOGIC EQUATION
N
X=A
TRUTH TABLE	 CELL 1/0 CAPACITANCE VALUES
A	 X
	 IN	 I	 CAPACITANCE W)
0	 1	 2
1	 0
3
DYNAMIC ELECTRICAL CHARACTERISTICS*
CHARACTERIS= TIME (es)
PAIR DELAY
RISE TIME
FALL TIME
19
8
7
•C	 = 2.0 PF
Figure 2. Data for Inverter Cell No. 1110
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PC-MOS STANDARD CELL
TWO-INPUT NOR
	
CELL NO. 1120
SCHEMATIC
tV
8,4
"T
P
A,3	 P
X, 2
N	 N
LOGIC SYMBOL
8,4
:z>----o X,2A,3
LOGIC EQUATION
X = A + B
TRUTH TABLE
A B X
0 0 1
0 1 0
1 0 0
1 1 0
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE ('F)
2
3
4
DYNAMIC ELECTRICAL CHARACTERISTICS*
CHARACTERISTIC TIME (es)
PAIR DELAY
RISE TIME
FALL TIME
22
7
8
•C	 - 2.0 pF
Figure 3. Data for Two-Input NOR Cell No. 1120
LOGIC SYMBOL
C, O
8,4	 —o X, 2
A, 3 :>
LOGIC EQUATION
X=A+B+C
C•MOS STANDARD CELL
THREE-INPUT NOR
	
CELL NO. 1130
TRUTH TABLE
A B	 C X
0 0	 0 1
0 0	 1 0
0 1	 0 0
0 1	 1 0
1 0	 0 0
1 0	 1 0
1 1	 0 0
1 1	 1 0
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE (PF)
2
3
4
5
DYNAMIC ELECTRICAL CHARACTERISTICS•
CHARACTERISTIC TIME (as)
PAIR DELAY
RISE TIME
FALL TIME
•C	 =YOPF
Figure 4. Data for Thmo--,,taut NOR Cell No. 1130
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LOGIC SYMSOL
D,6
C,5
	 X,20,4
A, 3
LOGIC EQUATION
X=A+B +C +D
CELI I/n rAPArITAYri VA1 lireT411TY TAl1 t
C-MOS STANDARD CELL
FOUR-INPUT NIA
	
CELL NO.1140
vC-MOS STANDARD CELL
Two -INPUT NAND	 CELL NO. i210
SCHEMATIC
+v
P	 P
X, 2
A,3
	 N
B,4	 N
LOGIC SYMBOL
A, 3
2
8,4
LOGIC EQUATION
A=A-1
TRUTH TABLE
A	 8 X
0	 0 1
0	 1 1
t	 0 1
1	 1
I
0
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE (FF)
2
3
4
DYNAMIC ELECTRICAL CHARACTERISTICS•
CHARACTERISTIC TIME (06)
PAIR DELAY
RISE TIME
FALL TIME
J*CL 2 2.0 PF
Figure 6. Data for Two-Input NAND Cell No. 1220
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C-MOS STANDARD CELL
TRREE-INPUT NMI
	
CELL N0. 1130
	SCHEMATIC	 LOGIC SYMBOL
tV
A,3 Q--
	
P	 ► 	 P
	 0,4	 p—o x, 2
c,e
x, t
A,i
	
N
LOGIC EQUATION
164
	
C, 0(,N
	 X = A•B•C
TRUTH TABLE
A	 B	 C X
0	 0	 0 1
0	 0	 1 1
0	 1	 0 i
0	 1	 1 1
1	 0	 0 1
1	 0	 1 1
1	 1	 0 1
1	 1	 1 0
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE (vF)
2
3
4
S
DYNAMIC ELECTRICAL CHARACTERISTICS'
CNARACTERISTIC TIME (ms)
PAIR DELAY
RISE TIME
FALL TIME
•C	 - 2.0 PF
Figure 7. Data for Three-Input NAND Cell No. 1230
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LOGIC SYMBOL
A,3
0 + 4 p_-0X, 2C, 0
o, s
LOGIC EQUATION
X = A-B•C•D
C-MOS STANDARD CELL
FOUR-INPUT NANO	 CELL NI. 124
TRUTH TABLE
A B C D X
0 0 0 0 1
0 0 0 1 1
0 0 1 0 1
0 0 1 1 i
0 1 0 0 1
0 1 0 1 1
0 1 1 O 1
0 1 1 1 1
t 0 0 0 i
I 0 0 1 1
i 0 1 0 1
1 0 1 1 i
1 1 J 0 1
1 1 0 1 1
i 1 t 0 i
t 1 1 1 0
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE W)
2
3
4
5
6
DYNAMIC ELECTRICAL CHARACTERISTICS•
CHARACTERISTIC TWE (no.
PAIR DELAY
RISE TIME
FALL TIME
•CL=2.0pF
Figure 8. Data for Four-Input NAND Cell No. 1240
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C-MCS STANDARD CELL
1E11N SIR
	
CELL NO. 1211
SCHEMAYIC
N	 N	 N
N	 Na 0,7
0.^	 o	 a.•
P	 ► 	 P
P	 P
rV	 ♦V
LOGIC SYMBOL
i +4	 G, 5
°, 7
D, 3
I- tL---
LOGIC EQUATION
TRUTH TABLE
C	 D Q	 Q
L -H	 0 0	 1
L*H	 1 1	 0
H •L Q	 $
L Q	 Q
H Q	 b
'EITHER STATE
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE (pf)
3
4
S
6
7
DYNAMIC ELECTRICAL CHARACTERISTICS'
CHARACTERISTIC TIME (as)
PAIR DELAY
RISE TIME
FALL TIME
'C	 • 2.0 PF
Figure 9. Data for Begin S►!tt Cell No. 1260
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LOGIC EQUATION
C•MOS STANDARD CELL
MIDDLE SNIFT
	
CELL NO.12T0
TRUTH TABLE
C	 D Q	 G
L -H	 0 0	 1
L 44	 1 1	 0
H--L Q	 p
L	 •
t
I Q	 Q
H	 • Q
'EITHER STATE
CELL 1/0 CAPACITANCE VALUE$
PIN CAPACITANCE (pF)
3
4
S
6
7
DYNAMIC ELECTRICAL CNARACTlRISTICS•
CNARAVERISTIC TIME (as)
PAIR DELAY
RISE T WE
FALL TIME
• C	 = 2.0 PF
Figure 10. Data for Middle Shift Cell No. 1270
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C-MOS STANDARD CELL
END SNNFT 	 CELL N0.1100
SCHEMATIC
E,A
N	 N	 N
N	 N	 0, 7
P	 P	 P
P
c,
+va	 +v
LOGIC EQUATION
TRUTH TABLE
C	 D Q	 0
L-•H	 0 0	 1
L •H	 1 1	 0
H-L Q	 p
L Q	 Q
M	 • Q
'EITHER STATE
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE tPF)
9
4
S
6
7
DYNAMIC ELECTRICAL CHARACTERISTICS'
CHARACTERISTK
	 TIME (86)
PAIR DELAY
RISE TIME
FALL TIME
z2
Figure 11. Data for End Shift Cell No. 1280
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CELL N9.1299
LOGIC EQUATION
CMOS STANDARD CELL
FREE SHIFT
SCHEMATIC
N	 N	 0, 7
^. ^	 P	 a,•
► 	 ►
Fv	 +V
C, 
TRUTH TABLE
C D 0	 Q
L ••H 0 0	 1
L •H ) 1	 0
H-L 0
L 0	 0
H 0	 b
I 'EITHER STATE
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE W)
3
t
S
6
7
DYNAMIC ELECTRICAL CHARACTERISTICS'
CHARACTERIS" C TIME (no)
PAIR DELAY
RISE TIME
FALL TIME
•C	 = 2.0 PF
Figure 12. Data for Free Shift Cell No. : P 90
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C-MOS STANDARD CELL
BUFFER INVERTER
	
CELL N0. 1310
SCHEMATIC	 LOGIC SYMBOL
+V
A,	 X, 2
P
A,3 
	
X, 2	
LOGIC EQUATION
N
X=A
TRUTH TABLE	 CELL 1/0 CAPACITANCE VALUES
PIN	 I	 CAPACITANCE (PF)
A	 X
0	 )	 2
)	 D
3
i
DYNAMIC ELECTRICAL CHARACTERISTICS'
CHARACTERISTIC TIME in*)
PAIR DELAY
RISE TIME
FALL TIME
'CL = 2.D PF
Figure 13. Data for Buffer inverter Cell No. 1310
17
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Section 5
CMaS STANDARD CELL TOPOLOGIES
The detailed composite topological CALCOMP plots for each of the cells listed in
Figure 1 are presented in Figures 14 through 35. The correct generation of the
composite and each of the seven mask levels for each cell serves as one of the checking
and monitoring steps in validating the various design steps which constitute the de-
sign cycle of each of the Standard Cells.
13ocauso of the rolative complexity of cell No. 1260, the Begin Shift cell, topologies
of each of the first six levels are included in Figure 22 with the composite to facilitate
tho usefulness of the composite layout.
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Figure 21. Composite Topology (Levels 1 through 6) for Begin Shift Cell No. 1260
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End Shift Cell No. 1280
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Figure 24. Composite Topology (Levels 1 through 6) for
Free Shift Cell No. 1290
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Figure 28. Composite Topology (Levels 1 throw 6) for
Miller Test Cell No. 1410
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Figure 29. Composite Topology (Levels I through 7) for
Input Pad Call. No. 9010
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Figure 31. Composite Topology (Levels 3, 6 ,and 7) for
Ground Pad Cell No. 9100
Figure 32. Composite Topology (Levels 3 through 7) for
Power Pad Cell No. 9110
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Figure 34. Composite Topology (Levels 2 through 6) for
Tunnel End Cell No. 9500
Figure 35. Composite Topology (Levels 1 through 3) for
End Cap Cell No. 9600
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Section 6
ELECTRICAL CHARACTERIZATION OF THE CMO8 STANDARD CELL
This section describes those steps taken to date to verify and authenticate the
circuit analysis techniques that are used to generate the delay characteristics for the
standard cell ihmily. The propogation delay for cell No. 1120, the taro-input NOR, is
generated using these correlated results. This first step correlation will be updated
and refined after experimental measurements on the fabricated test chip have been
made.
To obtain the parameters for the models used, both do and transient measurements
were taken on several oommeroially available RCA C-MOS Integrated Circuits that
were processed using the new low-voltage process. From the de measurements, the
threshold voltage, substrate doping levels, channel mobilities, and channel lengths for
the transistors in each circuit are obtained. A typical comparison of the measured
transient response of several cascaded inverters with the computed transient re-
ponse using experimentally measured device parameters is illustrated in Figure 36.
A computed accuracy of greater than 10% (4ns/40ns) after three stages of logic was
obtained as indicated in Figure 36. This correlation has been further improved by
noting that the 0.8-pF Miller capacitance, shown in the schematic of Figure 36, was
underestimated. Measurement at the pins of the IC package later indicated an
actual Miller capacitance of 1.5 pF. When this measured values of capacitance is
used, instead of the estimated value, correlations considerably better than 10% are
obtained.
Having verinsd the accuracy of the RCA C-MOS Analysis Program, computed
transient responses of C-MOB Standard Cell No. 1120 (Two-Input NOR) were generated.
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A schematic and the transient response for three cascaded Two-Input NOR cells are
presented i,-k F4pr+e 37. The optimum prods parameters assumed resulted in a
comp :lid 18-as pair delay. The delay characteristics for the same cascaded Two-
Input NOR cells calculated on the basis of nominal process parameters are presented
in Figure 38. The somewhat slower speed (as indicated by the 23-ns pair delay) is
attributable entirely to the higher substrate doping levels assumed for the nominal
process parameters. For both oases nodes 5, 7. and 9 had 3.0-pF loads.
In addition to verWag the accuracy of the circuit analysis techniques that are to
be used for the electrical characterisation of the standard cells, it is also necessary
to determine nominal values for the new low-voltage process transistor parameters.
The parameter spread used for the delay calculations are presented in Table 1-
TABLE 1. PARAMETER RANGES FOR CHARACTERIZATION
OF STANDARD CELLS
Parameter Worst-Case Value Best-Case Value
NA(cm g) 5.0 x 1018 1.0 x 1018
ND (CM-3 ) 5.0 x 101b 2.0 x 1015
TM(cm) .105 x 104 .100 x 10-4
VTN, VTP(V) 2.5, -2.7 1.3, -2.0
A W pp (cm2/ V-s.) 400, 153 440, 170
Similarly, values for the P -N juwdon capacitance per unit area and the MOB gate
capacitance per unit area have been determined. Presently the following values of
capacitance are being used.
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C NP a Capacitance per unit area between N+ dlftsion and P well = 0. 21 pF/milt
C PN = Capacitance per unit area between P+ diffusion and N- substrate-0.12pF/mil2
C M0B - Capacitanoe per unit area between gate metallization and N+ or P+
diffusions _ 0. 20 pF/mill
The first step in the characterization of the Three-Input NOR cell is presented in
Figure 39. The solid lines represent the intended transistor logic, while the dashed
lines represent the parasitic capacitance values. it is in the calculation of the parasitic
capacitance values that the P-N junction and MOB gate capacitance per unit area values
are needed.
44
4 .r^,-n nz r
m
+V
r c-F —I(
I
	
P
C P
L ..^^.
CUSP
CI
1
P
C P
-lr
r
cap
	
Cl
iI
P
L+ —
CtDP
EGLEND:
C I	= CAPACITANCE OF SOURCE
AND/OR DRAIN TO
 SUBSTRATE.
C/SP'N = CAPACITANCE OF GATE TO
SOURCE OF P (OR N)
TRANSISTOR.
C111DP,N = CAPACITANCE OF GATE TO
DRAIN OF P (OR N)
TRANSISTOR.
C O	 =CAPACITANCE OF OUTPUT
DRAINS.
---—	 I	 -^F	 * c°
N	 N	 N
I	 I
  
I"
Figure 99. First Step in the Maracteriaerion of Three-hpd NOR Cell
45
Section 7
DESIGN OF THE C-MOB STATIC SHIFT CELL
The C -MOB Static Shift cell has gone through, a series of designs. In each design
it is necessary to consider the topological and layout problems in addition to the cir-
cuit problems. A revision of the first circuit which allowed a compact layout (9.6 mils
for the string cell) is shown in Figure 40. (See circuit description in Quarterly Report
No. 1. ) In this circuit the P-channel transmission devices could not transmit the logic
node "zero' without attenuation at the storage rode. This created the danger that the
capacitive noise due to the attempted entry of data when the clock was high would
partially turn on the wrong data gate. Further in this design the incoming data must
overpower the previously "on" P-channel device in the holding circuit of the flip-flop,
which put additional strain on design tolerances.
To avoid the problem of the imperfect transmission device, a new circuit, shown
in Figure 41, was devised. A layout based on this circul.t was the same size (9.6 mils
for the string cell) as the previous cell. In this circuit two clock lines (clock and cfocli)
must be transmitted between the string cells, compared to only one before. However,
only r)
 ic data interconnection is needed between the cells where two were needed before
(data and data). The original philosophy of having a single cell layout with five pads
along the bottom for use when needed is still preserved, and three connections along
each side of the cell are available for adjacent cells when needed. The number of
transistors (10) in this design is the same as that for the previous design. In this de-
sign it is still necessary to overpower the holding transistors in the flip-flop in order
to enter data stored at a storage node which becomes isolated from its data source as
the clock goes high. The difference is that data of either polarity is jam-transferred
into the same side of the flip-flop from a single data storage node through a super-inverter
ft
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Figure 40. Circuit br Second Version of C-MOB Static Shift Register Cell
Figure 41. Circuit IDr Third Version of C-MOB Static Shift Register Cell
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which can drive one and one-half times the output current. These two series transistors
have to have three times the channel width as the output transistors. The really impor-
tant difference, however, is that instead of two P-channel transmission devices on a
single clock, a parallel N-channel and P-channel transmission device now works off
of clock and clock. This allows transmission of data of either polarity without attenua-
tion, which yields significant improvement in'the noise immunity at the storage node.
The circuit, shown in Figure 42, was simulated with $ c-3*+_nected to D to make a
triggerable flip-flop. Results of the simulation showed very good noise immunity at
the storage node. However, the simulation indicated speeds not compatible with the
speeds of the other C-MOB cells. This performance was associated with the fact that the
inverter, which forced information into the flip-flop, can supply only one and one-half
times the current of the output stage, which opposes this new data current. Therefore,
the current available to charge the output capacitance is one and one-half minus one,
or only one-half of the current which the output stage can supply, which is actually
only three -quarters that of the basic inverter-.
The design was improved significantly by adding two transistors to the configuration
shown in Figure 41 to make the configuration shown in Figure 42. This opened the
circuit path of the opposing output when new data was entered.
The two new series transistors in the Q output stage disconnect the regular out•,mt
when the clock goea high, allowing the data entry stage, which is then activated, to
enter the new data without opposition. The current driving ability and consequently
the speed can now be fully compatible with the other C-MOS cells. All the other fea-
tures of the old circuit are retained. The new cell layout is increased in width by
only 0.9 mil to 10.5 mils for the string cell, a small price to pay for a three-fold
speed improvement.
The simulated performance with zero clock skew of the circuit of Figure 42 con-
nected as a binary counter is shown in Figure 43. The parameter values used in
these computations are not the experimentally correlated values used in Section 6
t^.
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since it was done at an earlier time. However, the values are not substantially
ditfereaL
The performance of the register with a 40-ns clock skew is shown in Figure 44.
This value was deemed the %per limit of clock skew based on results using clock
skews 50 us or higher.
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Figure 44. Performance with 40-no Clock Skew of
Fourth Version of Static Shift Register
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Section 8
C-MOS STANDARD CELL ARRAY NO. 1 - NASA TEST CHIP
All of the cells and components required for the test chip have been completed.
Two design reviews were performed. The logic of the test chip, the interconnections,
pin allocations and definitions have been checked. The final logic contained on the test
chip is shown in Figure 46.
A set of input data describing the test chip was prepared for the PRF, artwork,
and CALCOMP plotting programs. A CALCOMP plot of the test chip containing the
outline of all cells was generated. The original chip size was about 120 by 105 mils.
With the use of the Msstual Modifications program, various modifications anti improve-
ments were made. This included movement and placement of pads to provide a more
uniform arrangement to facilitate bonding. In addition, Wanels were removed from
certain outputs to increase the accuracy gad reproducibility of parameter, perfor-
mance and characterization measurements when they are made on the fabricated chip.
Finally, the application of the Manual Modifications program faOlitated the reduction
of the chip size to Mpro3dmately 100 by 98 mils.
Following evaluation of the CALCOMP plots the final 7-level mask artwork was
plotted on the automatic plotter. Level 6, the metallization level, is shown in Figure
46.
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Figure 46. NASA C-MOS Standard Cell Test Chip
Metallization Level Mask Artwork
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Section 9
NEW TECHNOLOGY
A. C-MOS STATIC SHIFT REGISTER
A Patent Disclosure (RCA Docket No. 63,427) for the C-MOB Static Shift Register
described in Section 7 of this report is now being processed by RCA.
Section 10 .
PROGRAM FOR NEXT REPORTING INTERVAL
The next report will be a monthly report covering the period from June lb, 1970
to July 15, 1970, the seventh month of this contract. The test chip will be run through
the design automation cycle using the updated corrected tape. The working plates will
be fabricated.
Cell characterization for the average propogation delay will continue.
ft
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A11 of the basic r
	 "erate the mask artwork for C-MOS standard
eel l integrated circuit, arraaAssitAsm complets&
included among thwI mraeota are;
1. Creation, dew► 	 E f the standardeell circuit complement including
checking.
	 . --aft-
Completion aMAMa%Wat the varima ltomputer programs required in the
design automa W15PM '"'
3. Creation wW
	
&€r-U0&*6aidw+d cell array concept.
4. Creation, deanitte% SMkoelp of the logic for the test chip.
5. Preliminary rwrr of tis /sat chip through the Design Automation (DA) cycle
using CALCOMP fAW9A' dek`points.
6. Final mask arlw+sek -s•ss^M^erw.
Examination of the final artwoft suggested further improvements to increase
accuracy. The test chip wiL, tierefore, be re-run through the DMA cycle.
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